MTP F26 · TEAM C · RADIO TEAM → WHOLE TEAM

Moving the controller to a Raspberry Pi 3

From Radio Team (Santiago, Andrian, Marcos) **To** Team C: electronics, protocols, PM

Version 0.1 · Sun 18 Oct 2026

The team wants a Raspberry Pi 3 in each box instead of the Pico 2. This page lists what that changes for each sub-team, with numbers from our link-budget model and the protocol simulator.

Short version. The radio side does not change: same E01-ML01SP4, same antenna, same margins, same NM spec. The work moves to **power** (an always-on 5 V rail and about 2 W instead of 0.3 W) and **software** (Linux timing, the SPI port, boot time, SD card). Cost per box roughly doubles but stays well under the 150 € cap. The USB stick gets simpler because the Pi has native USB host ports.

> **Working assumption.** The Pi 3's WiFi/Bluetooth chip is switched off in software or desoldered, and the professors accept the board. The rule (p.6) reads: *"The system can not include any chip implementing a standard wireless access protocol (e.g. WiFi, Bluetooth...)"*. Desoldering meets the wording; switching off in software depends on how the professors read it. Ask in writing on Atenea (draft below). Get the answer before the Quick Mode on 6 Nov, because the micro module shown there must be the final one (p.8): changing it later costs every bonus.

At a glance

AREA	PICO 2 PLAN	WITH A PI 3	IMPACT
Radio, antenna, link budget	E01-ML01SP4 + Molex 146153 omni	Same parts, same margins (MRM 260 m +13.9 dB, NM +9.9 dB)	Unchanged
NM spec, frames, hop set, 20 dBm hopping	NM_SPEC v1.0, TEAM_FHSS	Same. Nothing to tell the other teams	Unchanged
USB stick	PIO-USB on two pins + 5 V boost + switch	Native USB host ports	Simpler

AREA	PICO 2 PLAN	WITH A PI 3	IMPACT
Micro module	Pico 2, bare-metal C	Pi 3 (A+ suggested), Linux, same C code with a new HAL	Port
Power	Cell → VSYS, about 0.3 W; 5 V only while the stick is in use	Cell → 5 V boost rated ≥ 2.5 A, always on, about 2 W	Most work
Battery sense	Pico ADC3	The Pi has no ADC: add an I2C fuel gauge	New part
Timing	Microsecond-exact	Up to ~1 ms jitter: busy-waits, real-time kernel, wider guards	Port
Reboot after a crash or brown-out	0.3 s	10–30 s. One reboot per round still delivers the file	Risk
Storage	4 MB on-chip flash	microSD card: corruption on power loss, loose in the drop test	Risk
Carrier PCB	Pico soldered on our carrier	HAT-style board on the 40-pin header	Redesign
Cost per box	about 40–55 €	about 70–90 € (estimate)	Worse for cost

Which Pi 3

All Pi 3 boards share the same processor (BCM2837, 4 × Cortex-A53, 1 GB). They differ in wireless chip, current draw and size.

BOARD	WIRELESS CHIP	TYPICAL / MEASURED DRAW AT 5 V	SIZE	USB	E
Pi 3 Model A+ (suggested)	CYW43455 under a shield	350 mA typ · ~240–340 mA idle	65 × 56 mm	1 port, direct to the SoC	≥
Pi 3 Model B	BCM43438, exposed, chip antenna	400 mA typ · 260 idle / 730 stress	85 × 56 mm	4 ports via LAN9514 hub	≥

BOARD	WIRELESS CHIP	TYPICAL / MEASURED DRAW AT 5 V	SIZE	USB	E
Pi 3 Model B+	CYW43455 under a shield	500 mA typ · 350 idle / 980 stress	85 × 56 mm	4 ports via LAN7515 hub	≥

Suggestion: the 3 A+. It draws the least, is the smallest, and has no Ethernet or hub chip to power. If the team already owns 3 B boards, they work too: the BoM counts owned items at market price anyway (rules, "non-purchased items"), so owning them doesn't help the cost category. The 3 B+ draws the most; avoid it unless it's the only one we have.

The wireless chip

- **Software off (minimum, always do it):** `dtoverlay=disable-wifi` and `dtoverlay=disable-bt` in `config.txt`, plus `rfkill block all` at boot. The chip stays on the board but stays silent. It would otherwise transmit in our own 2.4 GHz band.
- **Desoldering:** hot-air job, on one spare board first. On the A+/B+ the chip is under a metal shield. After removal, check that the Pi still boots and that the SPI and USB work. We found no published guide, so treat it as an experiment.
- **Fallback if Atenea says "remove it" and desoldering fails:** the Compute Module 3+ (same processor, no wireless at all, ~27–33 €, on a SODIMM carrier we would design). Stock in 2026 is patchy.

DRAFT FOR MARCOS · ATENEA Q22


Team C will use a Raspberry Pi 3 (Model A+ or B) as its only microprocessor module. The board carries a WiFi/Bluetooth chip (Cypress CYW43455 / Broadcom BCM43438). We plan to disable it permanently in firmware (device-tree overlays disable-wifi and disable-bt, so the chip is never powered up or used). Does this satisfy the rule "The system can not include any chip implementing a standard wireless access protocol (e.g. WiFi, Bluetooth...)", or must the chip be physically removed from the board?

Copy question

Power (electronics)

This is the biggest change. The Pico ran from the cell through VSYS and switched 5 V on only for the stick. The Pi needs a steady 5 V at all times, and Linux crashes or reboots when the rail sags.

The Pi warns of undervoltage below 4.63 V (±5 %).



- **5 V boost:** 5.1 V out, at least 2.5 A, from a 3.0–4.2 V input. Near the 3.0 V cutoff a 1 A load pulls about 2 A from the cell, so size the inductor and switch for that. A TPS61088-class part on our board, or a ready-made 5 V 3 A boost module for the bench. It replaces the TPS61023 + TPS2051 stick switch.
- **Feeding the Pi:** through the 5 V header pins 2 and 4. That bypasses the Pi's own input protection, so put a TVS and reverse-polarity protection on our board. No cable to the micro-USB connector.
- **Radio supply stays as it is:** its own 3.3 V LDO from the cell, 100 µF + 10 µF + 100 nF at the module. Never power the SP4 from the Pi's 3V3 pin (a few hundred mA shared with the board, and noisy).
- **Battery sense:** a MAX17048 fuel gauge on I2C1 (GPIO 2/3) reads the cell voltage and state of charge (~2 €). The firmware thresholds (3.5 / 3.4 / 3.2 V) need re-measuring at T0 under the Pi's load, because the cell sags more at 0.5–1 A.
- **Charger:** the MCP73831 at 500 mA can stay. It charges a 3000 mAh cell in about 6–7 h, which means overnight.
- **Gone:** ideal diode to VSYS, PIO-USB pins, TPS61023, TPS2051, the USBLC6 on the stick port (the Pi has its own), SWD header, castellated footprint.

Runtime on one 3000 mAh 18650

Usable energy is about 3.0 Ah × 3.6 V × 85 % boost efficiency ≈ 9.2 Wh. The Pi load assumes idle plus one core busy-waiting for the radio. The radio adds about 0.15 W on average.

BOARD	PI AT 5 V EST.	TOTAL	HOURS
Pi 3 A+	0.30–0.40 A	1.7–2.2 W	4.2–5.4 h
Pi 3 B	0.35–0.45 A	2.0–2.4 W	3.8–4.6 h
Pi 3 B+	0.45–0.60 A	2.4–3.2 W	2.9–3.8 h

BOARD	PI AT 5 V EST.	TOTAL	HOURS
Pico 2 plan, for comparison	—	~0.3 W	> 24 h

One cell covers a competition morning with the A+. With a B or B+, or if the boxes stay on longer than about 3 h, use two cells in parallel or a 3500 mAh cell. Measure the real draw at T0.

Proposed pin map (BCM numbering)

GPIO	HEADER PIN	SIGNAL	NOTES
GPIO 11	23	SCK → radio	SPI0, 8 MHz or less
GPIO 10	19	MOSI → radio	SPI0
GPIO 9	21	MISO ← radio	SPI0
GPIO 8	24	CSN → radio	SPI0 CE0, driven by the kernel per transfer
GPIO 22	15	CE → radio	Same pin as the RF24 library examples, so bench tests can use it
GPIO 24	18	IRQ ← radio	Active low, pull-up; edge events with kernel timestamps (hop sync uses them)
GPIO 2 / 3	3 / 5	I2C1 SDA / SCL	MAX17048 fuel gauge (the Pi has 1.8 kΩ pull-ups)
GPIO 17	11	Tx/Rx button	To GND, pull-up, RC + ESD
GPIO 27	13	Role switch TX/RX	Atenea Q8 pending
GPIO 23	16	Mode switch SRI/MRM ↔ NM	
GPIO 5	29	Activity LED	Blinks in Tx/Rx (rule)
GPIO 6	31	Status LED	Also "safe to pull the stick"
GPIO 26	37	MCP73831 STAT	Pull-up
GPIO 14 / 15	8 / 10	UART console	Debug header; we have no screen or network
5 V	2 / 4	From the boost	GND on 6, 9, 14, 20, 25, 30, 34, 39

Software (protocols)

Our C code was written behind small interfaces (`nrf24_hal_t`, `proto_env_t`, `usbm_disk_t`), so most of it moves to Linux unchanged. It runs as one C program started by systemd at boot.

Unchanged

- nRF24 driver logic: power cap, hop set, LBT/CCA, COT and idle accounting. All delays are minimums, so a late wake-up only makes it more conservative
- Link ARQ + resume + POLL, NM Trickle gossip and relay log, NM spec frames
- Codec: the system zlib, which the simulator already links
- usb_msc rules: largest root .txt, `.part` + read-back CRC + rename, write-protect
- `phy_config.py`, `nrf24_config.h`, all host tests

Port

- **HAL:** add a buffer transfer so each nRF24 command is one spidev ioctl (byte by byte costs tens of µs per byte). CE and IRQ through libgpiod. `delay_us` busy-waits on `CLOCK_MONOTONIC`
- **Timers:** `proto_env_t` on timerfd + epoll, random numbers from `getrandom`
- **Resume store:** `pwrite` + `fdatasync` in a second thread (SD syncs take 10–100 ms)
- **USB:** keep FatFs, reading the raw block device `/dev/sda` with no automount, so the 109 usb checks stay valid

Obsolete

- `proto/port/pico/usb_msc_pico.c` (TinyUSB + PIO-USB) and its bench checklist
- miniz and its low-memory mode
- Flash and XIP rules: erase stalls, core 0/1 split, 2 KB stacks, DMA channel use
- The "≥ 1 MB on-board storage" argument (the SD card holds gigabytes)

Timing on Linux

A stock kernel can pause our process for up to about 1.1 ms; with the real-time patch (PREEMPT_RT) the worst case is about 70 µs. These figures were measured on older Pi boards; we confirm on ours at T2.

REQUIREMENT	VALUE	ON A PI 3	ACTION
CE pulse, PLL settle	`≥ 10 µs, 130 µs`	Fine	Busy-wait, never usleep (it overshoots by 60 µs or more)

REQUIREMENT	VALUE	ON A PI 3	ACTION
CCA: RPD read after RX on	≥ 170 µs	Fine	Being late only delays the read. Read RPD right before TX
SPI command	few µs on the Pico	20–90 µs	One ioctl per command; pin `core_freq=250` so the SPI clock stays fixed
Per-frame gap	0.3 ms assumed	0.3–0.5 ms	Measure at T2; goodput table below
Hop slot	30 ms	Fine	Keep a 1–2 ms guard on a stock kernel. No frame may cross a hop boundary
ACK timer, TX_DS timeout	~4 ms, ~3.8 ms	Tight	PREEMPT_RT, radio thread SCHED_FIFO pinned to an isolated core (`isolcpus=3`), or widen both on Linux

Goodput if the Pi is slower between frames

From the framing model in `radio/linkbudget.py` (250 kbps, 28 B of file per frame, 16 frames per ACK, 85 % system efficiency). Without compression we need 67 kbps for the 10 000 lines in 2 min; with our ~3× deflate, about 22 kbps.

PER-FRAME GAP	TX↔RX TURNAROUND	GOODPUT	CASE
0.3 ms	1 ms	107 kbps	Pico assumption today
0.5 ms	1 ms	97 kbps	Likely on a Pi 3
0.5 ms	2 ms	91 kbps	Stock kernel, wider timers
1.0 ms	2 ms	73 kbps	Bad case, still above 67

Reboots: what a 10–30 s Linux boot costs

The rules ask the system to self-recover from interruptions (p.6). We added a reboot-time option to the simulator and a new test, T19. Times are for the whole 10 000-line file, sent compressed, with the receiver rebooting 15 s into the round.

SCENARIO	DOWN 0.3 S (PICO)	DOWN 10 S	DOWN 30 S
SRI, 5 % loss	27.7 s	—	57.5 s
MRM as T14 (hopping, 5 % data / 30 % ACK loss, 10 % of hops busy)	60.5 s	78.0 s	90.8 s

A reboot costs about its own downtime, and the resume logic picks up where it stopped. One reboot per round is survivable even at 30 s; two in MRM probably are not. **Target a boot of 10 s or less** (trimmed Pi OS Lite; Buildroot gets to 2–4 s if needed). Use the hardware watchdog through systemd (`RuntimeWatchdogSec`). Boot fits easily inside the 5-minute setup.

Linux setup checklist

- Pi OS Lite (64-bit) or Buildroot. Kernel with PREEMPT_RT if the timers stay tight.
- **Read-only root** with overlayfs (`raspi-config nonint enable_overlayfs`) and a small ext4 data partition for the resume state. A power cut or the drop test then cannot corrupt the card.
- WiFi, Bluetooth and HDMI off (`tvservice -o`); no automount; our program owns the stick.
- Before the status LED says "pull the stick": write, read back, sync.

Radio (radio team)

- Link budget, margins, the conservative planning case (MRM +0.9 dB, NM −3.1 dB), the 20 dBm hopping profile and the NM spec are all unchanged. The micro was never part of the link.
- **New check at T0/T2: Pi noise in our band.** Clock harmonics (6 × 400 MHz = 2400 MHz) and the HDMI clock could raise the noise on some hop channels. Nobody has measured it. Log RPD hits and PER on every hop channel with the Pi idle, under load, with the wireless chip disabled, and (if done) desoldered. Drop any bad channel from the hop set.
- Keep the antenna high on the wall and the SP4 at the board edge, away from the SoC and the boost.
- Radio hardware order is unaffected: **6 × E01-ML01SP4, 4 × Molex 146153-0100, 2 × U.FL-to-SMA pigtails**. Drop the Pico 2s from the order.

Mechanics and the drop test

- Fits the IKEA 365+ box (15 × 15 × 7 cm): the A+ is 65 × 56 mm, the B 85 × 56 mm; about 30 mm tall with our board on the header.
- The Pi 3's microSD slot holds the card by friction only: tape or glue the card in place.
- Board on M2.5 standoffs (58 × 49 mm hole pattern); our HAT on standoffs too, so it can't pull off the header.
- U.FL plug glued and the cable tied (unchanged). Place the Pi so a USB-A port faces a wall cut-out for the stick during the foil-wrapped setup (Atenea Q6), or use a short internal extension to

a panel socket.

Cost and sustainability

CHANGE PER BOX EST.	€ EXCL. VAT
Remove Pico 2	−5
Remove PIO-USB parts: TPS61023, TPS2051, USB-A, USBLC6, ideal diode	−4
Add Pi 3 A+ (B: ~37, B+: ~40)	+27
Add microSD 16 GB	+5
Add 5 V 2.5 A boost (bigger than the old one) and inductor	+4
Add MAX17048 fuel gauge	+2
Net change	**+29 (A+) to +42 (B+)**

That takes a box from about 40–55 € to about 70–90 €. That is under the 150 € cap and within what ETSETB refunds, but it weakens us in the cost category, which is decided among the teams that win NM. For the sustainability report: about 7× the energy per box (2 W against 0.3 W). The point in our favour is reuse: a Pi is reflashable, repairable and reusable after the course, which the report's questions ask about.

Who does what next

1. **Marcos:** post Atenea Q22 (above) with this week's batch.
2. **Electronics:** pick the variant (A+ suggested), confirm how many boards we have, then the power tree: 5 V boost, fuel gauge, HAT-style carrier. Try desoldering on one spare board.
3. **Protocols:** Linux HAL (spidev + libgpiod), timerfd environment, resume store, FatFs on the raw stick, systemd service, read-only root. The HAL first: Quick Mode only needs `TEAM_250K` on one channel, no hop sync.
4. **Radio:** T0 adds the Pi-noise check and the current draw at 3.6 / 3.3 / 3.0 V; T2 measures the frame gap and turnaround on the Pi.
5. **Everyone:** the Pi and the SP4 shown at the Quick Mode on 6 Nov are final, so this decision has to stick.

A proposal from the radio team, not a decision. Rules quoted from *MTP F26 – Program Competition Rules – Network Upgrade III + Sustainability* (p.6 hardware, p.8 Quick Mode, BoM section). Goodput from `radio/linkbudget.py`; reboot times from `proto/` simulator T19 (`--reboot-down`).

Sources checked 18 Oct 2026: Pi 3 A+ · Pi 3 B · Pi 3 B+ · Pi power and USB documentation · measured Pi 3 current · Pi 3 A+ current · Pi real-time kernel latency · RF24 on spidev · read-only Pi · CM3+ datasheet.